题解 | #多wire连接#

`timescale 1ns/1ns

module top_module(input a,b, output x,y,z
    
);
assign z=a,x=b,y=b;
endmodule