题解 | #信号顺序调整#
信号顺序调整
https://www.nowcoder.com/practice/3f6db9ded7ca4de7981c0a826e924563
`timescale 1ns/1ns
module top_module(
input wire [15:0] in,
output wire [15:0] out
);
assign {out[15:12],out[11:8],out[7:4],out[3:0]} = in;
endmodule
查看13道真题和解析