题解 | #多位信号#

`timescale 1ns/1ns

module top_module(
    input [2:0] in,
    output a,b,c
    
);
    assign a = in[2];
    assign b = in[1];
    assign c = in[0];
endmodule